Design and implementation of asynchronous low power sub-threshold memory circuit
This project presents the design and implementation of a low-power asynchronous memory circuit operating in subthreshold region down to 0.2V. The memory circuit will be employed in a low-power asynchronous subthreshold FIR filter. The purposes of this project are to investigate the power and ene...
Main Author: | Khor, Boon Pin. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/17163 |
Similar Items
-
Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011) -
Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors
by: Chin, Qi Lin.
Published: (2009) -
Hazard simulation of asynchronous logic circuits
by: Gong, Jie.
Published: (2008) -
Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications
by: Liu, Nan, et al.
Published: (2017)