Speed, power and area optimized monotonic asynchronous array multipliers
Multiplication is a fundamental arithmetic operation in electronic processing units such as microprocessors and digital signal processors as it plays an important role in various computational tasks and applications. There exist many designs of synchronous multipliers in the literature. However, in...
Main Authors: | Balasubramanian, Padmanabhan, Mastorakis, Nikos E. |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/173005 |
Similar Items
-
Early output quasi-delay-insensitive array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2019) -
Gate-level hardware priority resolvers for embedded systems
by: Balasubramanian, Padmanabhan, et al.
Published: (2024) -
Digital design /
by: 255508 Mano, M. Morris
Published: (2002) -
Computational Electronic Circuits : Simulation and Analysis with MATLAB® /
by: Hamedi-Hagh, Sotoudeh, author 643057
Published: ([202) -
RESAC: a redundancy strategy involving approximate computing for error-tolerant applications
by: Balasubramanian, Padmanabhan, et al.
Published: (2024)