Exploration and design of SAR/SS ADC for in-memory computation
Compute-in-memory (CIM), as a solution to the von Neumann bottleneck, has gained widespread attention in recent years. In CIM operations, ADCs are typically required to convert analog voltages into digital codes. However, current CIM ADCs often demand substantial silicon area and operational power c...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis-Master by Coursework |
| Language: | English |
| Published: |
Nanyang Technological University
2024
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/173431 |