Comparator verification based on universal verification methodology
As Integrated Circuit (IC) technology and SoC design continuously advance, the scale and complexity of IC chip designs are steadily increasing. Verification IP plays a crucial role in automating test stimulus generation, data comparison, and coverage statistics. Its integration within the SoC system...
Main Author: | Qiao, Yunkai |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/173762 |
Similar Items
-
APB bus IWDG verification based on universal verification methodology
by: Ma, Yue
Published: (2024) -
APB bus LPTIM verification based on universal verification methodology
by: Yao, Junxin
Published: (2024) -
APB bus SPI system level verification based on universal verification methodology
by: Lyu, Lingkun
Published: (2023) -
Improved inter integrated circuit bus verification based on universal verification methodology
by: Jiang, Zhuoyuan
Published: (2025) -
Module level verification for low Power SoC based on universal verification methodology
by: Zhang, Zijing
Published: (2018)