Design of CMOS buffer
Low voltage buffer plays a vital role in modern world due to the industry of IoT, medical device, consumer electronic, energy harvesting and wearable technology is growing tremendously. Hence, it is crucial to design a low voltage buffer. This report introduces a low voltage buffer design by applyin...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
Nanyang Technological University
2024
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/176825 |
| _version_ | 1811678381299728384 |
|---|---|
| author | Chan, Khang Yie |
| author2 | Chan Pak Kwong |
| author_facet | Chan Pak Kwong Chan, Khang Yie |
| author_sort | Chan, Khang Yie |
| collection | NTU |
| description | Low voltage buffer plays a vital role in modern world due to the industry of IoT, medical device, consumer electronic, energy harvesting and wearable technology is growing tremendously. Hence, it is crucial to design a low voltage buffer. This report introduces a low voltage buffer design by applying the subthreshold working region to the transistors to achieve low voltage and wide output swing range. The buffer designed is applied with shunt feedback to decrease the output impedance. The buffer is also embedded to an operational transconductance amplifier (OTA) to form an operational amplifier. The OTA is designed by using folded cascode topology and the transistors are biased in subthreshold region to achieve high output swing. The input stage of the OTA is the complimentary input stage to achieve rail-to-rail input common mode range. The transistors are also biased in subthreshold region to achieve high transconductance, hence provide high gain. The final circuit is an operational amplifier with embedded buffer and the performance is discussed. |
| first_indexed | 2024-10-01T02:52:21Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/176825 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T02:52:21Z |
| publishDate | 2024 |
| publisher | Nanyang Technological University |
| record_format | dspace |
| spelling | ntu-10356/1768252024-05-24T15:43:30Z Design of CMOS buffer Chan, Khang Yie Chan Pak Kwong School of Electrical and Electronic Engineering epkchan@ntu.edu.sg Engineering CMOS buffer Low voltage buffer plays a vital role in modern world due to the industry of IoT, medical device, consumer electronic, energy harvesting and wearable technology is growing tremendously. Hence, it is crucial to design a low voltage buffer. This report introduces a low voltage buffer design by applying the subthreshold working region to the transistors to achieve low voltage and wide output swing range. The buffer designed is applied with shunt feedback to decrease the output impedance. The buffer is also embedded to an operational transconductance amplifier (OTA) to form an operational amplifier. The OTA is designed by using folded cascode topology and the transistors are biased in subthreshold region to achieve high output swing. The input stage of the OTA is the complimentary input stage to achieve rail-to-rail input common mode range. The transistors are also biased in subthreshold region to achieve high transconductance, hence provide high gain. The final circuit is an operational amplifier with embedded buffer and the performance is discussed. Bachelor's degree 2024-05-20T00:50:37Z 2024-05-20T00:50:37Z 2024 Final Year Project (FYP) Chan, K. Y. (2024). Design of CMOS buffer. Final Year Project (FYP), Nanyang Technological University, Singapore. https://hdl.handle.net/10356/176825 https://hdl.handle.net/10356/176825 en application/pdf Nanyang Technological University |
| spellingShingle | Engineering CMOS buffer Chan, Khang Yie Design of CMOS buffer |
| title | Design of CMOS buffer |
| title_full | Design of CMOS buffer |
| title_fullStr | Design of CMOS buffer |
| title_full_unstemmed | Design of CMOS buffer |
| title_short | Design of CMOS buffer |
| title_sort | design of cmos buffer |
| topic | Engineering CMOS buffer |
| url | https://hdl.handle.net/10356/176825 |
| work_keys_str_mv | AT chankhangyie designofcmosbuffer |