The design of a 10-bit segmented current steering digital-to-analog converter (SCSDAC)
This thesis explores the design of a 10-bit Segmented Current Steering Digital-to-Analog Converter (SCSDAC), focusing on optimizing performance under stringent power constraints. The DAC is meticulously crafted to minimize power usage and maximize efficiency, aiming to operate below the conventional...
Main Author: | Xu, Pengbo |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177198 |
Similar Items
-
Relaxation Digital-to-Analog Converters Featuring Self-Calibration and Parasitics-Induced Error Suppression in 180-nm CMOS
by: Roberto Rubino, et al.
Published: (2025-01-01) -
Design of segmented 14-bit low power current steering digital to analog converter
by: Mansouri, Solmaz Rastegar Moghaddam
Published: (2011) -
MULTI-CHANNEL DIGITAL-ANALOG SYSTEM BASED ON CURRENT-CURRENT CONVERTERS
by: Olexiy Azarov, et al.
Published: (2020-12-01) -
A 10- and 12-Bit Multi-Channel Hybrid Type Successive Approximation Register Analog-to-Digital Converter for Wireless Power Transfer System
by: Behnam Samadpoor Rikan, et al.
Published: (2018-10-01) -
3-Bit Digital-to-Analog Converter with Mechanical Amplifier for Binary Encoded Large Displacements
by: Lisa Schmitt, et al.
Published: (2021-08-01)