Energy efficient hardware accelerators based on memory-centric computing architecture
Application specific integrated circuit (ASIC) design has gained immense popularity in recent years due to its ability to provide tailored solutions for specific applications. ASICs are designed to perform a specific set of functions or tasks and are optimized to achieve high performance and low pow...
Main Author: | Yu, Chengshuo |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177433 |
Similar Items
-
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
Energy efficient SoC-based CGRA hardware computation accelerator
by: Zhou, Haidong
Published: (2024) -
Efficient Algorithms, Hardware Architectures and Circuits for Deep Learning Accelerators
by: Wang, Miaorong
Published: (2023) -
Hardware-accelerated shortest path computation
by: Yeo, Wei Jie
Published: (2016) -
Energy-Efficient Real-Time Hardware Acceleration for Gaussian Fitting
by: Wojtyna, Adrianna D.
Published: (2024)