Implementation of radiation-hardened by design library cells for AES algorithm for satellite applications in a 130nm process
Integrated circuits (ICs) are imperative in modern satellites, particularly as the space industry evolves from ‘Traditional Space’ to ‘New Space’. In particular, ICs need to feature reliability whilst operating in an irradiation environment, i.e., they would need to be radiation-hardened or -toleran...
Main Author: | Li, Boyu |
---|---|
Other Authors: | Chang Joseph |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/178795 |
Similar Items
-
Design and evaluation of multimode multiband power amplifier in 130nm CMOS process
by: Thangasamy, Veeraiyah
Published: (2016) -
Implementation and evaluation of AES algorithm
by: Ren, Nan
Published: (2021) -
Analysis and design of 60-GHz SPDT switch in 130-nm CMOS
by: He, Jin, et al.
Published: (2013) -
130 nm low power CMOS analog multiplier
by: Abu Naim, Ahmad Safuan, et al.
Published: (2018) -
Radiation hardened CMOS design
by: Di, Jiwei
Published: (2019)