Design and optimization of high-density ternary logic memory circuits
With the continuous advancement of information technology, storage technologies are facing challenges in capacity, energy efficiency, and reliability. Traditional binary storage technologies are nearing their physical limits, while multi-valued technology, particularly ternary technology, offers the...
Main Author: | Yang, Zepeng |
---|---|
Other Authors: | Tay Beng Kang |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2025
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/182793 |
Similar Items
-
Device implementation and arithmetic circuit design of ternary logic
by: Zhao, Guangchao
Published: (2024) -
Modeling of tunnel devices and their application on ternary inverters
by: Liu, Jingyi
Published: (2024) -
Ternary logics based on 2D ferroelectric-incorporated 2D semiconductor field effect transistors
by: Zhao, Guangchao, et al.
Published: (2022) -
Ultra-low voltage SRAM for IoT applications
by: Cai, Yanru
Published: (2024) -
Polymorphic Structures of Ternary Blends of Dihydroxystearic Acid-Octy Dihydroxystearate with RBD Palm Kernel Olein and Medium Chain Triglycerides
by: Nadarajan, Rathidevi
Published: (2008)