Development of reed-solomon code encoder and decoder for satellite data communications
This report presents one of the cheapest and best practical means of implementing this RS code using the new AT&T DSP16A processor to meet the customer data rate of 64 kbit/s.
主要な著者: | Gunawan, Erry., Tan, Pek Tong. |
---|---|
その他の著者: | School of Electrical and Electronic Engineering |
フォーマット: | Research Report |
出版事項: |
2008
|
主題: | |
オンライン・アクセス: | http://hdl.handle.net/10356/3034 |
類似資料
-
VLSI implementation of Reed Solomon encoder and decoder chip
著者:: Lau, Luh Chyuan.
出版事項: (2008) -
Subspace polynomials and list decoding of Reed-Solomon codes
著者:: Kopparty, Swastik
出版事項: (2007) -
Performance of CDMA with Reed Solomon Code /
著者:: 419879 Daren Singh Banwit Gurcharan Singh
出版事項: (2003) -
Decoding sparse Reed-Solomon codes with known support
著者:: Kim, Wilton, 等
出版事項: (2024) -
Decoding Reed Solomon Codes beyond the Error-Correction Diameter
著者:: Sudan, Madhu
出版事項: (2023)