Circuit performance and sensitivity analysis of CMOS phase detectors
In this dissertation, three low-power low-voltage designs of CMOS phase detectors for Synchronous Optical Netwrok (SONET) Optical Carrier (OC) -192 applications at the data rate of 10 Gbps are presented. All the simulations are based on Chartered Semiconductor Manufacturing Ltd. (CSM) 0.18\wi RF CMO...
Auteur principal: | Soe Moe. |
---|---|
Autres auteurs: | Yeo, Kiat Seng |
Format: | Thèse |
Publié: |
2008
|
Sujets: | |
Accès en ligne: | http://hdl.handle.net/10356/3266 |
Documents similaires
-
Circuit performance sensitivity analysis of CMOS voltage controlled oscillators
par: Yang, Jill Ai Hua
Publié: (2008) -
Circuit performance sensitivity analysis of CMOS low noise amplifiers
par: Lim, Eng Chun.
Publié: (2008) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
par: Sin, You Seng.
Publié: (2009) -
Circuit performance sensivity analysis of CMOS mixers
par: Aung Tin Oo
Publié: (2008) -
Self-timed CMOS circuits
par: Lakshminarayanan Srinivasan
Publié: (2008)