Macromodelling of analogue circuits using VHDL-AMS
The purpose of this project is to implement the top down design system by using VHDL-AMS. VHDL-AMS, an analogue hardware description language and an extension to Very High-Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL), is capable of modelling analogue models by using additio...
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Thesis |
| 出版: |
2008
|
| 主题: | |
| 在线阅读: | http://hdl.handle.net/10356/3298 |
| 总结: | The purpose of this project is to implement the top down design system by using VHDL-AMS. VHDL-AMS, an analogue hardware description language and an extension to Very High-Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL), is capable of modelling analogue models by using additional language features, and the heritage of digital modeling capability. |
|---|