Low power low voltage adder cells for digital multiplier
As battery operated devices prevail, power consumption in digital signal processor has emerged as an increasingly critical design constraint in addition to the pursuit of timing closure and area efficiency. Addition and multiplication, being the fundamental arithmetic operations in digital signal pr...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/3990 |
| Summary: | As battery operated devices prevail, power consumption in digital signal processor has emerged as an increasingly critical design constraint in addition to the pursuit of timing closure and area efficiency. Addition and multiplication, being the fundamental arithmetic operations in digital signal processors and microprocessors, are subjects of perpetual research interest in VLSI design. This thesis deals with the design of low power high performance arithmetic circuits through design innovation and optimization in a bottom-up approach begins at the transistor level. |
|---|