Design of a high speed CMOS analog comparator
The comparators are widely used in the process of converting analog signals to discrete signals; as such they are required to perform at high speed. To avoid noise from triggering the comparator wrongly, hysteresis is included. However, in CMOS, offset voltage between input differential pair is quit...
Autor principal: | Chen, Qi. |
---|---|
Outros Autores: | Siek Liter |
Formato: | Final Year Project (FYP) |
Idioma: | English |
Publicado em: |
2010
|
Assuntos: | |
Acesso em linha: | http://hdl.handle.net/10356/40183 |
Registros relacionados
-
High speed, low jitter CMOS analog PLL for clock recovery application
por: Sudhaleswar Behera.
Publicado em: (2008) -
Design of the low-voltage CMOS analog multiplier
por: Sun, Guoliang.
Publicado em: (2008) -
Design of the low-voltage CMOS analog multiplier
por: Guo, Lizao.
Publicado em: (2012) -
High speed CMOS multiplier design
por: Tay, Wen Kai
Publicado em: (2022) -
16 bits high speed CMOS multiplier IC design
por: Wut Yee Win Thoung
Publicado em: (2021)