Study of VIA-related failures in sub-micron technologies
An investigation into the Back-end of Line (BEOL) Via Related failures is presented in this report. It documents the various process issues seen and the optimization carried out in the BEOL scheme that helps to tackle this issue. The thought process and the experimental results are also highlighted.
Main Author: | Chia, Gary Yue Choy. |
---|---|
Other Authors: | Goh, Wang Ling |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4139 |
Similar Items
-
Advanced planarization techniques for deep sub-micron applications
by: Lim, Victor Seng Keong.
Published: (2008) -
Computer-aided spice program for deep sub-micron devices
by: Yeo, Boon Hwang.
Published: (2008) -
Wafer-level isothermal electromigration study on deep sub-micron interconnect metallization
by: Lim, Yeow Kheng.
Published: (2008) -
Application of phase shift masking to sub-micron contact level lithography
by: Choo, Lay Cheng.
Published: (2008) -
Application of phase shift masking to sub-0.13 micron lithography
by: Koo, Chee Kiong.
Published: (2008)