Digital system design with FPGA using verilog HDL
In this final year project (Digital system design with FPGA using Verilog HDL) CORDIC is selected as the digital system to be designed. CORDIC is a simple and yet efficient algorithm for computing the hyperbolic and trigonometric functions, without the need of complex hardware multipliers and div...
Main Author: | Cho, Shao Ying. |
---|---|
Other Authors: | Jong Ching Chuen |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/42749 |
Similar Items
-
Development of a Verilog HDL model for 8051 microcontroller
by: Wu, Baichuan
Published: (2022) -
Design and implementation of advanced encryption standard using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022) -
Investigation of hardware for adaptive minimal mean square error filter using verilog HDL
by: Wu, Lixin.
Published: (2008) -
Design and implementation of MD5 hash function algorithm using verilog HDL
by: Shamsiah, Suhaili, et al.
Published: (2022) -
Design and implementation of a digital system of elementary function computation on FPGA device
by: Wu, Yujie.
Published: (2012)