Design of true logarithmic amplifier
The design, the implementation and the validation of a CMOS True Logarithmic Amplifier (TLA) for the receiver section is described in this dissertation. The amplifier realizes a piecewise linear approximation to an exact logarithmic response. A design procedure that yields breakpoints on the exact r...
Main Author: | Aung Kyaw Moe |
---|---|
Other Authors: | Ng, Lian Soon |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4391 |
Similar Items
-
Design and implementation of a digital integrated circuit for logarithmic conversion (AS6)
by: Ne Kyaw Zwa Lwin
Published: (2011) -
Design of low noise amplifier (LNA) for WiMax applications
by: Aung Myat Thu Linn
Published: (2010) -
Practical design considerations for high speed digital board
by: Kyaw, Soe Moe.
Published: (2010) -
CMOS low voltage class D amplifier
by: Khin Thida Aung.
Published: (2008) -
Efficient architectures for computation of binary logarithm
by: Low, Joshua Yung Lih
Published: (2014)