Design of low-voltage low-power nano-scale SRAMs
Static Random Access Memory (SRAM)- based cache is one of the most important components of state-of-the-art VLSI systems. It is responsible for increasing the speed of data flows, and hence the speed of the whole electronics system. SRAM is prevalently utilised in the design of modern microprocessor...
Main Author: | Do, Anh Tuan |
---|---|
Other Authors: | Yeo Kiat Seng |
Format: | Thesis |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/46228 |
Similar Items
-
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013) -
Minimum energy driven ultra-low voltage SRAM
by: Sebastian, Hendrick
Published: (2023) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011) -
Low power design for SRAM
by: Chen, Jiahuan
Published: (2019) -
Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010)