CHiPES

CHiPES

5 p.

Bibliographic Details
Main Author:	Thambipillai Srikanthan
Other Authors:	School of Computer Engineering
Format:	Research Report
Published:	2011
Subjects:	DRNTU::Engineering::Computer science and engineering
Online Access:	http://hdl.handle.net/10356/46705

Similar Items

IP-enabled C/C++ based high level synthesis : a step towards better designer productivity and design performance
by: Sinha, Sharad, et al.
Published: (2014)

Seed funding for strategic research @ RTP (research manpower)
by: Thambipillai Srikanthan.
Published: (2009)

Architecture and application-aware management of complexity of mapping multiplication to FPGA DSP blocks in high level synthesis
by: Sinha, Sharad, et al.
Published: (2014)

Power sensitive techniques for high productivity embedded systems
by: Thambipillai Srikanthan.
Published: (2010)

Algorithmic aspects for multiple-choice hardware/software partitioning
by: Wu, Jigang, et al.
Published: (2013)

Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
by: Lam, Siew-Kei, et al.
Published: (2013)

Embedded accelerators
by: Thambipillai Srikanthan.
Published: (2009)

Iris recognition of defocused images for mobile phones
by: Liu, Bo, et al.
Published: (2013)

Vision-based vehicle queue detection at traffic junctions
by: Srikanthan, Thambipillai, et al.
Published: (2013)

Low-complexity pruning for accelerating corner detection
by: Srikanthan, Thambipillai, et al.
Published: (2013)

Reconfiguration algorithms for degradable VLSI arrays with switch faults
by: Zhu, Yuanbo, et al.
Published: (2013)

High performance computing & embedded systems
by: Thambipillai Srikanthan., et al.
Published: (2008)

Iris recognition using stable dark features
by: Liu, Bo, et al.
Published: (2014)

High performance VLSI arithmetic macrocells
by: Thambipillai Srikanthan, et al.
Published: (2008)

Scalable and modular memory-based systolic architectures for discrete Hartley transform
by: Meher, Pramod Kumar, et al.
Published: (2011)

Robust real-time route inference from sparse vehicle position data
by: Jagadeesh, George Rosario, et al.
Published: (2015)

Rapid memory-aware selection of hardware accelerators in programmable SoC design
by: Prakash, Alok, et al.
Published: (2019)

Heuristic optimizations for high-speed low-latency online map matching with probabilistic sequence models
by: Jagadeesh, George Rosario, et al.
Published: (2021)

Performance estimation of FPGA modules for modular design methodology using artificial neural network
by: Herath, Kalindu, et al.
Published: (2020)

Computer architecture, digital systems and parallel processing
by: Anil Gupta, et al.
Published: (2008)

Probabilistic map matching of sparse and noisy smartphone location data
by: Jagadeesh, George Rosario, et al.
Published: (2021)

Genetic algorithm based EV scheduling for on-demand public transit system
by: Perera, Thilina, et al.
Published: (2021)

Accelerating computer vision algorithms on heterogeneous edge computing platforms
by: Prakash, Alok, et al.
Published: (2021)

Route computation in large road networks: A hierarchical approach
by: Jagadeesh, G. R., et al.
Published: (2014)

Software engineering, intelligent systems and visual technology
by: Goh, Wooi Boon, et al.
Published: (2008)

Online map-matching of noisy and sparse location data with hidden Markov and route choice models
by: Jagadeesh, George Rosario, et al.
Published: (2020)

Genetic algorithm based dynamic scheduling of EV in a demand responsive bus service for first mile transit
by: Perera, Thilina, et al.
Published: (2021)

Robust and low complexity obstacle detection and tracking
by: Wu, Meiqing, et al.
Published: (2021)

A framework for fast and robust visual odometry
by: Wu, Meiqing, et al.
Published: (2021)

Method for accuracy assessment of aggregated freeway traffic data
by: Jagadeesh, G. R., et al.
Published: (2014)

An efficient reverse converter for the 4-moduli set {2^n -1, 2^n, 2^n + 1, 2^2n + 1} based on the new Chinese remainder theorem
by: Cao, Bin, et al.
Published: (2009)

A residue-to-binary converter for a new five-moduli set
by: Cao, Bin, et al.
Published: (2009)

A hybrid methodology for optimal fleet management in an electric vehicle based flexible bus service
by: Perera, Thilina, et al.
Published: (2021)

Computer architecture, networking and parallel processing
by: Gupta, Anil Kumar, et al.
Published: (2008)

Vision-based patient monitoring : a comprehensive review of algorithms and technologies
by: Sathyanarayana, Supriya, et al.
Published: (2020)

Hierarchical framework for runtime intrusion detection in embedded systems
by: Muhamed Fauzi Bin Abbas, et al.
Published: (2021)

Framework for rapid performance estimation of embedded soft core processors
by: Wijesundera, Deshya, et al.
Published: (2020)

New adaptive color quantization method based on self-organizing maps
by: Chang, Chip Hong, et al.
Published: (2009)

Rapid technique to eliminate moving shadows for accurate vehicle detection
by: Garg, Kratika, et al.
Published: (2021)

Longevity framework: leveraging online integrated aging-aware hierarchical mapping and VF-selection for lifetime reliability optimization in manycore processors
by: Rathore, Vijeta, et al.
Published: (2022)