Low jitter frequency multiplier

Low jitter frequency multiplier

182 p.

Bibliographic Details
Main Author:	Yin, Jee Khoi
Other Authors:	Chan Pak Kwong
Format:	Thesis
Published:	2011
Subjects:	DRNTU::Engineering::Electrical and electronic engineering
Online Access:	https://hdl.handle.net/10356/46842

Similar Items

Jitter analysis of polyphase filter-based multiphase clock in frequency multiplier
by: Yin, Jee Khoi, et al.
Published: (2013)

A Low-Jitter Polyphase-Filter-Based frequency multiplier with phase error calibration
by: Yin, J. K., et al.
Published: (2010)

Ultra-low jitter mode-locked fiber laser
by: Wu, Kan
Published: (2013)

High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008)

Ultra-low jitter mode-locked fiber laser
by: Wu, Kan
Published: (2012)

Design of low-power and low-voltage VLSI multipliers
by: Ong, Geok Ling.
Published: (2008)

Design of a low-power asynchronous multiplier
by: Lim, Khoon Aun.
Published: (2008)

Design of the low-voltage CMOS analog multiplier
by: Sun, Guoliang.
Published: (2008)

Frequency multiplier for 120 GHz signal source
by: Wang, Yong.
Published: (2013)

Low power low voltage adder cells for digital multiplier
by: Zhang, Mingyan
Published: (2008)

A micropower low-voltage multiplier with reduced spurious switching
by: Gwee, Bah Hwee, et al.
Published: (2009)

Design of a low-voltage CMOS analogue multiplier
by: Leow, Hee Boon.
Published: (2008)

Compact passively mode-locked fiber laser at 1.55 μm with low timing jitter of 8 fs
by: Wu, Kan, et al.
Published: (2013)

Error-tolerant multiplier for high speed application
by: Khaing, Yin Kyaw
Published: (2011)

Low power 16-bit multiplier design
by: Heng, Zeng An
Published: (2015)

A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
by: Gwee, Bah Hwee, et al.
Published: (2010)

High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010)

Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter
by: Song, Yang, et al.
Published: (2013)

A high speed 16-bit CMOS multiplier IC design
by: Chen, Yin
Published: (2018)

Design a 16-bit Low power multiplier
by: Gu, Bin
Published: (2018)

New design methodologies for low complexity fir filters and reconfigurable constant multipliers
by: Chen, Jiajia
Published: (2011)

VLSI implementation of montgomery modular multiplier
by: Gao, Pengfei
Published: (2019)

A low-power 16×16-b parallel multiplier utilizing pass-transistor logic
by: Law, C. F., et al.
Published: (2009)

Area-saving technique for low-error redundant binary fixed-width multiplier implementation
by: Juang, Tso Bing, et al.
Published: (2010)

High speed 16-bit multiplier design
by: Zhou, Jiong.
Published: (2013)

CMOS capacitor multiplier
by: Mirea Iulian.
Published: (2009)

Fast finite field multipliers for public key cryptosystems
by: Satzoda Ravi Kumar
Published: (2010)

16-bit high speed multiplier design
by: Yeo, Melvin Shung Shii
Published: (2014)

Low power digital multiplier IC design
by: Hu, Qigang
Published: (2022)

High-level synthesis algorithm for the design of reconfigurable constant multiplier
by: Chen, Jiajia, et al.
Published: (2010)

Design of 4x4 multipliers with VHDL language
by: Troung, Thai Quang.
Published: (2008)

Modeling and performance analysis of jitter_index for layered video over IP networks
by: Chen, Zhiyong.
Published: (2008)

Voltage-based control with a boost converter with a voltage multiplier
by: Toh, Jia Yue
Published: (2015)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
by: Shibu, Menon
Published: (2008)

Development of a rapid prototyping of FPGA-based digital multiplier
by: Toh, Tong San.
Published: (2012)

Implementation of floating point adder and multiplier based on residue number system
by: Lim, Hue Hsean.
Published: (2012)

Design and analysis of redundant binary booth multipliers
by: He, Ya Juan
Published: (2010)

On the latency and jitter evaluation of software defined networks
by: Numan, Paulson Eberechukwu, et al.
Published: (2019)

New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
by: Meher, Manas Ranjan.
Published: (2013)

Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009)