Cu metallization and dielectric removal for failure analysis of ICs
Although a defect may be well understood electrically in the recent years, capturing the anomaly into image remains necessary to verify the defect location. As technology further develops, ICs nowadays have more than one interconnect layer. Hence, it is necessary to first remove the overlying layers...
Main Author: | Siah, Yu Wen. |
---|---|
Other Authors: | Gan Chee Lip |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/48443 |
Similar Items
-
Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture
by: Tan, Tam Lyn
Published: (2008) -
Characterization, interaction and failure analysis of lead-free solder bump interconnects
by: Thong, Chee Meng.
Published: (2008) -
Anisotropic conductive adhesive for micro joining in semiconductor interconnects application (solder alternative for fine pitch & environment friendly IC packaging)
by: Goh, Chin Foo
Published: (2008) -
Study of electromigration-induced voiding mechanisms in Cu interconnects
by: Anand Vishwanath Vairagar
Published: (2010) -
Fine pitch packaging study of CU or low-k devices
by: Ong, Xuefen.
Published: (2009)