Design of a CMOS low voltage reference using the current-mode approach
The project presents the design of a current mode CMOS voltage reference circuit, working under 1V of power supply.
Main Author: | Ng, Eng Yong. |
---|---|
Other Authors: | Siek, Liter |
Format: | Thesis |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4947 |
Similar Items
-
Design of a full CMOS voltage reference
by: Wan, Xu
Published: (2015) -
Design of voltage and current reference circuits on SOI-CMOS for high temperature applications
by: Quek, Michelle Wei-Ling
Published: (2014) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Yang, Wenjie
Published: (2008) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Pua, Poo Toong.
Published: (2009) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Chai, Yanjie
Published: (2010)