A full-custom IC design flow low power design using 16-bit full adder
As speed increases and size decreases, power dissipation per unit area is on the rise. Power dissipation became a glaring issue in IC design. Therefore, it draws down the need to learn full custom IC Electronic Design Automation (EDA). The study focuses on processes in full custom design flow in Cad...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2012
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/49961 |
| _version_ | 1826129412435738624 |
|---|---|
| author | Lim, Valerie Ying Fang. |
| author2 | Gwee Bah Hwee |
| author_facet | Gwee Bah Hwee Lim, Valerie Ying Fang. |
| author_sort | Lim, Valerie Ying Fang. |
| collection | NTU |
| description | As speed increases and size decreases, power dissipation per unit area is on the rise. Power dissipation became a glaring issue in IC design. Therefore, it draws down the need to learn full custom IC Electronic Design Automation (EDA). The study focuses on processes in full custom design flow in Cadance EDA based on 0.35μm technology. Comparisons were made between two 16-bit full adders of the same transistor count, 28T CMOS complementary full adder and mirror full adder. These adders were created with the implementation of full custom design flow (back end design) to project low power consumption. Simulations were carried out to determine the cause and effect of design techniques on four factors, namely, propagation delay, power consumption, power delay product (PDP) and area. Mirror full adder has outperformed the complementary full adder in all aspects. |
| first_indexed | 2024-10-01T07:40:10Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/49961 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T07:40:10Z |
| publishDate | 2012 |
| record_format | dspace |
| spelling | ntu-10356/499612023-07-07T15:45:52Z A full-custom IC design flow low power design using 16-bit full adder Lim, Valerie Ying Fang. Gwee Bah Hwee School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering As speed increases and size decreases, power dissipation per unit area is on the rise. Power dissipation became a glaring issue in IC design. Therefore, it draws down the need to learn full custom IC Electronic Design Automation (EDA). The study focuses on processes in full custom design flow in Cadance EDA based on 0.35μm technology. Comparisons were made between two 16-bit full adders of the same transistor count, 28T CMOS complementary full adder and mirror full adder. These adders were created with the implementation of full custom design flow (back end design) to project low power consumption. Simulations were carried out to determine the cause and effect of design techniques on four factors, namely, propagation delay, power consumption, power delay product (PDP) and area. Mirror full adder has outperformed the complementary full adder in all aspects. Bachelor of Engineering 2012-05-25T08:27:58Z 2012-05-25T08:27:58Z 2012 2012 Final Year Project (FYP) http://hdl.handle.net/10356/49961 en Nanyang Technological University 163 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering Lim, Valerie Ying Fang. A full-custom IC design flow low power design using 16-bit full adder |
| title | A full-custom IC design flow low power design using 16-bit full adder |
| title_full | A full-custom IC design flow low power design using 16-bit full adder |
| title_fullStr | A full-custom IC design flow low power design using 16-bit full adder |
| title_full_unstemmed | A full-custom IC design flow low power design using 16-bit full adder |
| title_short | A full-custom IC design flow low power design using 16-bit full adder |
| title_sort | full custom ic design flow low power design using 16 bit full adder |
| topic | DRNTU::Engineering::Electrical and electronic engineering |
| url | http://hdl.handle.net/10356/49961 |
| work_keys_str_mv | AT limvalerieyingfang afullcustomicdesignflowlowpowerdesignusing16bitfulladder AT limvalerieyingfang fullcustomicdesignflowlowpowerdesignusing16bitfulladder |