Design of a simple SRAM memory compiler using UMC 65nm
This thesis presents a full methodology of a Static Random Access Memory (SRAM) and steps to develop a simple SRAM memory compiler. The developed memory compiler is for general purpose and can be used in a field where the memory layout generators are required. Memory compilers are generally appli...
Main Author: | Emir Nurov |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/53399 |
Similar Items
-
Low power SRAM-based computing-in-memory design
by: Wang, Shuqi
Published: (2023) -
A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017) -
Design of SRAM-based in-memory computing for machine learning applications
by: Sun, Shaofan
Published: (2021) -
Ultra-low power SRAM and SRAM based PUF design
by: Lu, Lu
Published: (2019) -
A high-sensitivity potentiometric 65-nm CMOS ISFET sensor for rapid E. coli screening
by: Jiang, Yu, et al.
Published: (2020)