Wafer-level fine pitch Cu-Cu bonding for 3-D stacking of integrated circuits
The increasing demand for system performance enhancement and more functionality has led to the exploration of 3-D IC technology, which possesses attractive benefits in form factor, density, performance, heterogeneous integration, and lower cost. One of the key challenges to realize 3-D integration i...
Main Author: | Peng, Lan |
---|---|
Other Authors: | Lo Guo-Qiang, Patrick |
Format: | Thesis |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/53452 |
Similar Items
-
Ultrafine pitch (6-µm) evolution of Cu-Cu bonded interconnects in 3D wafer-on-wafer stacking
by: Peng, L., et al.
Published: (2013) -
Three-dimensional wafer stacking using Cu–Cu bonding for simultaneous formation of electrical, mechanical, and hermetic bonds
by: Tan, Chuan Seng, et al.
Published: (2013) -
Simultaneous formation of electrical connection, mechanical support and hermetic seal with bump-less Cu-Cu bonding for 3D wafer stacking
by: Peng, L., et al.
Published: (2013) -
Wafer-level hermetic packaging of 3D microsystems with low-temperature Cu-to-Cu thermo-compression bonding and its reliability
by: Peng, L., et al.
Published: (2013) -
Effect of direct current stressing to Cu–Cu bond interface imperfection for three dimensional integrated circuits
by: Made, Riko I., et al.
Published: (2013)