Low power clock-gated CMOS circuits
With the development of IC design, power consumption of the circuit is always being an important aspect in the digital CMOS circuits. In this project, the main point of the clock-gated CMOS circuit is the low power consumption. What’s more, analysis about the speed, power dissipation and size of tra...
Main Author: | Liu, Youyang. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/54372 |
Similar Items
-
Low voltage low power CMOS circuits for IoT applications
by: Liu, Yue
Published: (2019) -
Advanced CMOS technologies (high-k/metal gate stacks) for sub-22nm node
by: Wu, Ling
Published: (2013) -
SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS
by: Wang, Bo, et al.
Published: (2015) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022) -
Analysis of high-dielectric constant gate stack reliability for nanoscale CMOS devices application via scanning tunneling microscopy
by: Ong, Yi Ching
Published: (2009)