32-bit adders using adiabatic switching for low power IC design
This dissertation describes the implementation of 32-bit adders using different adiabatic logic families. Adiabatic switching is a technique of power reduction where the energy taken from the power supply is recycled or reused. The adder is the most commonly used and critical arithmetic ope...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
2013
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/54906 |