High switching-frequency DC-DC converter IC layout
This report pertains to the layout design of building blocks of a high switching-frequency DC-DC converter. The building blocks are an on-chip LC filter (inductor and capacitor), comparator, and an Analog-to-Digital Converter (ADC). The layout design is optimized for small area and high performance....
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/64151 |
| _version_ | 1826111678548279296 |
|---|---|
| author | Neo, Yang Yee |
| author2 | Victor Adrian |
| author_facet | Victor Adrian Neo, Yang Yee |
| author_sort | Neo, Yang Yee |
| collection | NTU |
| description | This report pertains to the layout design of building blocks of a high switching-frequency DC-DC converter. The building blocks are an on-chip LC filter (inductor and capacitor), comparator, and an Analog-to-Digital Converter (ADC). The layout design is optimized for small area and high performance. For the on-chip capacitor, we investigate the different kind of capacitor layout methodologies. Two suitable capacitors are proposed and designed to achieve higher capacitance per unit area. The various uses of decoupling and coupling capacitors in layout design are implemented in the layout to improve the circuit's overall performance by filtering high frequency noise and at the same time preventing DC signal from grounding and/or to block DC signals. For the on-chip inductor, we implement a proposed “double stack” spiral inductor to obtain an even higher inductance within the same area as compared to that without the proposed double stack. The spiral inductor is designed on the basis of all of the available six metal layers and the spiral inductor models available in CMOS 0.18m technology. For the comparator and the ADC, a bottom-up approach is employed in the layout design. Various mixed-signal and “non-conventional” layout techniques are used to layout the ADC. The area as well as the parasitic capacitance and resistance are reduced drastically, thereby improving the performance. The design of the basic cell that is layout using the conventional and non-conventional methodologies shows an area reduction from 5.94m x 5.84m to 4.62m x 5.84m, whereas the parasitic capacitance is reduced from 830 fF to 265 fF. The physics in achieving these significant area and parasitic reductions are also studied and discussed upon. |
| first_indexed | 2024-10-01T02:54:44Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/64151 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T02:54:44Z |
| publishDate | 2015 |
| record_format | dspace |
| spelling | ntu-10356/641512023-07-07T17:06:49Z High switching-frequency DC-DC converter IC layout Neo, Yang Yee Victor Adrian Gwee Bah Hwee School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering This report pertains to the layout design of building blocks of a high switching-frequency DC-DC converter. The building blocks are an on-chip LC filter (inductor and capacitor), comparator, and an Analog-to-Digital Converter (ADC). The layout design is optimized for small area and high performance. For the on-chip capacitor, we investigate the different kind of capacitor layout methodologies. Two suitable capacitors are proposed and designed to achieve higher capacitance per unit area. The various uses of decoupling and coupling capacitors in layout design are implemented in the layout to improve the circuit's overall performance by filtering high frequency noise and at the same time preventing DC signal from grounding and/or to block DC signals. For the on-chip inductor, we implement a proposed “double stack” spiral inductor to obtain an even higher inductance within the same area as compared to that without the proposed double stack. The spiral inductor is designed on the basis of all of the available six metal layers and the spiral inductor models available in CMOS 0.18m technology. For the comparator and the ADC, a bottom-up approach is employed in the layout design. Various mixed-signal and “non-conventional” layout techniques are used to layout the ADC. The area as well as the parasitic capacitance and resistance are reduced drastically, thereby improving the performance. The design of the basic cell that is layout using the conventional and non-conventional methodologies shows an area reduction from 5.94m x 5.84m to 4.62m x 5.84m, whereas the parasitic capacitance is reduced from 830 fF to 265 fF. The physics in achieving these significant area and parasitic reductions are also studied and discussed upon. Bachelor of Engineering 2015-05-25T03:21:46Z 2015-05-25T03:21:46Z 2015 2015 Final Year Project (FYP) http://hdl.handle.net/10356/64151 en Nanyang Technological University 121 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering Neo, Yang Yee High switching-frequency DC-DC converter IC layout |
| title | High switching-frequency DC-DC converter IC layout |
| title_full | High switching-frequency DC-DC converter IC layout |
| title_fullStr | High switching-frequency DC-DC converter IC layout |
| title_full_unstemmed | High switching-frequency DC-DC converter IC layout |
| title_short | High switching-frequency DC-DC converter IC layout |
| title_sort | high switching frequency dc dc converter ic layout |
| topic | DRNTU::Engineering::Electrical and electronic engineering |
| url | http://hdl.handle.net/10356/64151 |
| work_keys_str_mv | AT neoyangyee highswitchingfrequencydcdcconvertericlayout |