PGA design for RFIC
Programmable gain amplifiers (PGA) are widely used across different applications nowadays such as hard disk drives and wireless communication systems. It is implemented into a system to provide output signals in a constant range to be used for analog-to-digital converter (ADC) despite large variatio...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project (FYP) |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/64167 |
| _version_ | 1811686199911251968 |
|---|---|
| author | Wang, Guanzhong |
| author2 | Boon Chirn Chye |
| author_facet | Boon Chirn Chye Wang, Guanzhong |
| author_sort | Wang, Guanzhong |
| collection | NTU |
| description | Programmable gain amplifiers (PGA) are widely used across different applications nowadays such as hard disk drives and wireless communication systems. It is implemented into a system to provide output signals in a constant range to be used for analog-to-digital converter (ADC) despite large variations of input signals. Programmable gain amplifiers are desired to be designed to have lower power consumption, higher gain linearity and wider bandwidth for different usages. In this project, previous works on PGA are reviewed, mainly common-mode feed-forward pseudo differential pair topology and binary-weighted switching technique. A PGA based on common-mode feed-forward pseudo differential pair topology is improved in GF 65nm process. Simulations have been done on the proposed PGA in Cadence simulation environment. According to the simulation results, the -3dB bandwidth of the PGA is around 1.25GHz, and the gain error is less than ±2.1dB, while the power consumption of the circuit is around 2.25mW. The input-referred 1dB compression point values are in the range of -19.62 to -0.71dBm and input-referred third order intercept point values are between -10.01 to 18.53dBm. |
| first_indexed | 2024-10-01T04:56:38Z |
| format | Final Year Project (FYP) |
| id | ntu-10356/64167 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T04:56:38Z |
| publishDate | 2015 |
| record_format | dspace |
| spelling | ntu-10356/641672023-07-07T17:24:40Z PGA design for RFIC Wang, Guanzhong Boon Chirn Chye School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Programmable gain amplifiers (PGA) are widely used across different applications nowadays such as hard disk drives and wireless communication systems. It is implemented into a system to provide output signals in a constant range to be used for analog-to-digital converter (ADC) despite large variations of input signals. Programmable gain amplifiers are desired to be designed to have lower power consumption, higher gain linearity and wider bandwidth for different usages. In this project, previous works on PGA are reviewed, mainly common-mode feed-forward pseudo differential pair topology and binary-weighted switching technique. A PGA based on common-mode feed-forward pseudo differential pair topology is improved in GF 65nm process. Simulations have been done on the proposed PGA in Cadence simulation environment. According to the simulation results, the -3dB bandwidth of the PGA is around 1.25GHz, and the gain error is less than ±2.1dB, while the power consumption of the circuit is around 2.25mW. The input-referred 1dB compression point values are in the range of -19.62 to -0.71dBm and input-referred third order intercept point values are between -10.01 to 18.53dBm. Bachelor of Engineering 2015-05-25T04:11:59Z 2015-05-25T04:11:59Z 2015 2015 Final Year Project (FYP) http://hdl.handle.net/10356/64167 en Nanyang Technological University 46 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Wang, Guanzhong PGA design for RFIC |
| title | PGA design for RFIC |
| title_full | PGA design for RFIC |
| title_fullStr | PGA design for RFIC |
| title_full_unstemmed | PGA design for RFIC |
| title_short | PGA design for RFIC |
| title_sort | pga design for rfic |
| topic | DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits |
| url | http://hdl.handle.net/10356/64167 |
| work_keys_str_mv | AT wangguanzhong pgadesignforrfic |