Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
Speed and density IC devices have seen exponential growth in the past few decades. Especially in energy constrained devices like laptops, mobiles and other portable devices improving the battery lifetime is a major challenge faced. By designing low power IC components, we can improve the ov...
Main Author: | Prasanna Dhayalan |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/65095 |
Similar Items
-
Low power high performance CMOS adder design
by: Wen, Han
Published: (2019) -
Comparison of low power CMOS dynamic circuit design
by: A Sadhananthan, Karthikeyan
Published: (2014) -
CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008) -
Low power data-driven dynamic logic circuits
by: Zhang, Han
Published: (2015) -
CMOS differential logic with signal-independent power consumption
by: Chen, Wanjing.
Published: (2013)