Low-power column-parallel ADC for CMOS image sensor by leveraging spatial likelihood in natural scene
Column-Parallel analog-to-digital converter (ADC) technology has often been integrated in CMOS Image Sensors as a system-on-chip (SoC) solution, in particular for portable devices. Since the power consumption of column-parallel ADCs in CMOS image sensors play an important role in total power consump...
Main Author: | Liu, Lifen |
---|---|
Other Authors: | Chen Shoushun |
Format: | Thesis |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/65480 |
Similar Items
-
Development of an advanced nano-satellite VELOX-I – study of column-level ADC architectures for high speed CMOS image sensors
by: Liu, Lifen.
Published: (2013) -
Research and design of high-speed column ADC for CMOS image sensor applications
by: Li, Ying
Published: (2024) -
A Low-Power Column-Parallel Gain-Adaptive Single-Slope ADC for CMOS Image Sensors
by: Jingwei Wei, et al.
Published: (2020-05-01) -
Design of CMOS dynamic reference ADC
by: Lee, Ler Yang
Published: (2015) -
High-speed CMOS pipelined subranging ADC
by: Fan, Xianping
Published: (2010)