ADC architectures for low power analog machine learning
With the advent of the concept of Internet of Things (IoT) that aims to wirelessly connect “all” devices, there is a growing need for low-power machine learning systems that can refine the data at the source and transmit only the refined information. Such a system where intelligence is embedded at t...
Main Author: | David Bose, Christin |
---|---|
Other Authors: | Arindam Basu |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/68254 |
Similar Items
-
The successive approximation register (SAR) analog to digital converter (ADC)
by: Yap, Xuan Yu
Published: (2019) -
Low-power high-performance SAR ADC with redundancy and digital error-correction
by: Sharma, Sunny
Published: (2018) -
Low-power non-binary SAR ADC with a two-mode comparator
by: Li, Jianni
Published: (2015) -
Design of the dynamic reference ADC
by: Kong, Lingshan
Published: (2014) -
Design of the low-voltage CMOS analog multiplier
by: Tan, Wai Kit.
Published: (2013)