Design of low power fractional-N phase locked loop for FMCW radar application
High performance digital phase locked loops (DPLLs) have been proposed as alternatives to traditional phase locked loops (PLLs) based on analog charge pump. DPLLs offer several advantages over their analog counterparts. CMOS technology scaling also favors digital circuits over their analog counterpa...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
2016
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/68940 |
| _version_ | 1811676662308274176 |
|---|---|
| author | Liu, Supeng |
| author2 | Zheng Jialing |
| author_facet | Zheng Jialing Liu, Supeng |
| author_sort | Liu, Supeng |
| collection | NTU |
| description | High performance digital phase locked loops (DPLLs) have been proposed as
alternatives to traditional phase locked loops (PLLs) based on analog charge pump.
DPLLs offer several advantages over their analog counterparts. CMOS technology
scaling also favors digital circuits over their analog counterparts. Despite offering
significant advantages in area, manufacturability and programmability, the
performance of DPLL is limited by performance of its key building blocks including
time to digital converter (TDC), high resolution digital controlled oscillator (DCO)
and high speed counter in counter-assisted DPLL architecture. In addition, frequency
prescaler/divider is another indispensable component in high frequency phase locked
loop (PLL) implementations and a major source of power consumption.
In this report, each of the building blocks of DPLL is studied and both circuit level
and architecture level innovations and implementations are proposed for low power
DPLL implementation. |
| first_indexed | 2024-10-01T02:25:02Z |
| format | Thesis |
| id | ntu-10356/68940 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T02:25:02Z |
| publishDate | 2016 |
| record_format | dspace |
| spelling | ntu-10356/689402023-07-04T16:31:52Z Design of low power fractional-N phase locked loop for FMCW radar application Liu, Supeng Zheng Jialing School of Electrical and Electronic Engineering Zheng Yuanjin DRNTU::Engineering::Electrical and electronic engineering High performance digital phase locked loops (DPLLs) have been proposed as alternatives to traditional phase locked loops (PLLs) based on analog charge pump. DPLLs offer several advantages over their analog counterparts. CMOS technology scaling also favors digital circuits over their analog counterparts. Despite offering significant advantages in area, manufacturability and programmability, the performance of DPLL is limited by performance of its key building blocks including time to digital converter (TDC), high resolution digital controlled oscillator (DCO) and high speed counter in counter-assisted DPLL architecture. In addition, frequency prescaler/divider is another indispensable component in high frequency phase locked loop (PLL) implementations and a major source of power consumption. In this report, each of the building blocks of DPLL is studied and both circuit level and architecture level innovations and implementations are proposed for low power DPLL implementation. ELECTRICAL and ELECTRONIC ENGINEERING 2016-08-16T04:27:33Z 2016-08-16T04:27:33Z 2016 Thesis Liu, S. (2016). Design of low power fractional-N phase locked loop for FMCW radar application. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/68940 10.32657/10356/68940 en 148 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering Liu, Supeng Design of low power fractional-N phase locked loop for FMCW radar application |
| title | Design of low power fractional-N phase locked loop for FMCW radar application |
| title_full | Design of low power fractional-N phase locked loop for FMCW radar application |
| title_fullStr | Design of low power fractional-N phase locked loop for FMCW radar application |
| title_full_unstemmed | Design of low power fractional-N phase locked loop for FMCW radar application |
| title_short | Design of low power fractional-N phase locked loop for FMCW radar application |
| title_sort | design of low power fractional n phase locked loop for fmcw radar application |
| topic | DRNTU::Engineering::Electrical and electronic engineering |
| url | https://hdl.handle.net/10356/68940 |
| work_keys_str_mv | AT liusupeng designoflowpowerfractionalnphaselockedloopforfmcwradarapplication |