Design of low dropout voltage regulator (LDO)

With the growth of the portable, battery –powered mobile systems laptops and other portable electronic devices, the need for efficient voltage regulation to prolong the battery life is very important , so the small size and clean supply voltage are more important for the present and future. In ma...

Full description

Bibliographic Details
Main Author: Cheng, Yilin
Other Authors: Siek Liter
Format: Final Year Project (FYP)
Language:English
Published: 2016
Subjects:
Online Access:http://hdl.handle.net/10356/69329
_version_ 1826115931093336064
author Cheng, Yilin
author2 Siek Liter
author_facet Siek Liter
Cheng, Yilin
author_sort Cheng, Yilin
collection NTU
description With the growth of the portable, battery –powered mobile systems laptops and other portable electronic devices, the need for efficient voltage regulation to prolong the battery life is very important , so the small size and clean supply voltage are more important for the present and future. In many on-chip systems, low dropout regulators (LDO) are used to provide clean power supply for noise –sensitive building blocks. A fully-integrated low dropout regulator has fast transient response and full spectrum power supply rejection. LDO regulator often used to provide low voltage, low noise and accurate output voltage. This project is to introduce a way to improve the stability of LDO, transient response and good line regulation as well as PSRR. With 10mA full load current and power supply is 1.2V, regulated a output voltage that is 1V with output load is 100pF. Using Cadence ADE Environment to get the simulation results, this is based on 0.18µm CMOS process technology
first_indexed 2024-10-01T04:03:10Z
format Final Year Project (FYP)
id ntu-10356/69329
institution Nanyang Technological University
language English
last_indexed 2024-10-01T04:03:10Z
publishDate 2016
record_format dspace
spelling ntu-10356/693292023-07-07T17:18:56Z Design of low dropout voltage regulator (LDO) Cheng, Yilin Siek Liter School of Electrical and Electronic Engineering DRNTU::Engineering With the growth of the portable, battery –powered mobile systems laptops and other portable electronic devices, the need for efficient voltage regulation to prolong the battery life is very important , so the small size and clean supply voltage are more important for the present and future. In many on-chip systems, low dropout regulators (LDO) are used to provide clean power supply for noise –sensitive building blocks. A fully-integrated low dropout regulator has fast transient response and full spectrum power supply rejection. LDO regulator often used to provide low voltage, low noise and accurate output voltage. This project is to introduce a way to improve the stability of LDO, transient response and good line regulation as well as PSRR. With 10mA full load current and power supply is 1.2V, regulated a output voltage that is 1V with output load is 100pF. Using Cadence ADE Environment to get the simulation results, this is based on 0.18µm CMOS process technology Bachelor of Engineering 2016-12-13T09:04:24Z 2016-12-13T09:04:24Z 2016 Final Year Project (FYP) http://hdl.handle.net/10356/69329 en Nanyang Technological University 47 p. application/pdf
spellingShingle DRNTU::Engineering
Cheng, Yilin
Design of low dropout voltage regulator (LDO)
title Design of low dropout voltage regulator (LDO)
title_full Design of low dropout voltage regulator (LDO)
title_fullStr Design of low dropout voltage regulator (LDO)
title_full_unstemmed Design of low dropout voltage regulator (LDO)
title_short Design of low dropout voltage regulator (LDO)
title_sort design of low dropout voltage regulator ldo
topic DRNTU::Engineering
url http://hdl.handle.net/10356/69329
work_keys_str_mv AT chengyilin designoflowdropoutvoltageregulatorldo