Low power clock generators with digital calibration for sustainable building applications
The growth of human population on Earth has increased the awareness on the need for energy saving. The concept of smart building and life are proposed to connect all household appliances up to clouds to allow users to control these appliances with energy distribution in a smarter manner. With th...
Main Author: | Wang, Jiacheng |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/70695 |
Similar Items
-
Low power adiabatic CMOS circuits
by: Ng, Kim Wee.
Published: (2008) -
Design of low power adiabatic logic circuits
by: Wong, Hon Hin.
Published: (2008) -
Design of low power CMOS adiabatic logic circuits
by: Liu, Fang.
Published: (2008) -
Low power clock-gated CMOS circuits
by: Liu, Youyang.
Published: (2013) -
A low-power single-phase clock multiband flexible divider
by: Manthena, Vamshi Krishna, et al.
Published: (2013)