New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems
Residue Number System (RNS), being a non-positional number system, is emerging as a promising data representation to substitute the accustomed two’s complement number system for low-power and high-speed digital signal processing. Due to its carry free property at sub-word level, arithmetic operation...
Main Author: | Sachin Kumar |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Thesis |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/70712 |
Similar Items
-
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
Microelectronic circuits /
by: 283998 Sedra, Adel S., et al.
Published: (2004) -
An efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3D integrated circuits
by: Qian, Hanhua, et al.
Published: (2012) -
Design and comparison of 14 GHz flip-flop-based frequency dividers in sub-micron CMOS technology
by: Leong, Zhen Hong
Published: (2023)