| Summary: | Standard access methods for Design for Testsbility (DfT) rely on the IEEE 1149.1 (JTAG) Test Access Port (TAP) controllers and associated collaterals. While the IEEE 1149.1 standard is a proven industry approach and has served the needs of DfT well, modern system on a chip (SoC) designs bring with it additional challenges that require newer approaches to address them. IEEE 1149.7 (cJTAG) is one such standard that complements the existing IEEE 1149.1 standard to address some of the needs of SoC designs while adding newer features. It allows reduced pin count testing, chip-level bypass and individual direct addressing schemes, thereby incresing the test efficiency. To take advantage of the more efficient features, this dissertation seeks to design a Class 4 IEEE 1149.7 TAP Controller (T4 TAP.7C) that provides access to the embedded test blocks in a device using reduced pin TAP. An architecture of T4 TAP.7C has been proposed that supports both four-pin and two-pin TAP operation and provides 1-bit chip-level bypass. The design was implemented in System Verilog HDL. The designed T4 TAP.7C was verified using Cadence Incisive Enterprise Simulator and was synthesised using the Synopsys Design Compiler in a c28nm process. The proposed design was found to meet the required specifications and the maximum operating frequency supported in a c28nm process is ~1GHz. The designed T4 TAP.7C can be integrated into SoC development process to speed up the development of DfT architectures and design.
|
|---|