Speed up verification with hardware accelerator
The huge and never-stop-growing number of components integrated in System on Chip (SoC) makes the SoC increasingly complex. It also makes the normal ways of verification a bottleneck in the Integrated Circuit (IC) design process due to the cost and time-to-market requirement. The dissertation presen...
Main Author: | Liu, Yi |
---|---|
Other Authors: | Chip Hong Chang |
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73137 |
Similar Items
-
Specification and Verification of Strong Timing Isolation of Hardware Enclaves
by: Lau, Stella, et al.
Published: (2025) -
Speeding up deep neural network training with decoupled and analytic learning
by: Zhuang, Huiping
Published: (2021) -
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
VLSI based hardware accelerator for compute intensive routing applications
by: Lam, Siew Kei
Published: (2008) -
Modelling, exploration and optimization of hardware accelerators for deep learning applications
by: Dutt, Arko
Published: (2023)