Optimizing control architecture for next generation cellular transceivers by introducing performance accelerator
There is a growing demand for wireless communication. The present cellular modem technology, i.e., 4G Long Term Evolution is not being able to meet this demand. 4G LTE is unable to provide quick updates on the antenna of a handset i.e. signals from a downlink are not decoded and acknowledged to the...
Main Author: | Sandesh Pakhale |
---|---|
Other Authors: | Andreas Herkersdorf |
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76066 |
Similar Items
-
FPGA based prototyping of UART block in GNSS transceiver
by: Raju Jipson
Published: (2018) -
Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
by: Mu, Junjie
Published: (2023) -
CMOS quadrature voltage-controlled oscillators and generators for wideband and multi-band transceivers
by: Xie, Juan
Published: (2011) -
Next-value prediction of beam waists from mixed pitch grating using simplified transformer model
by: Lim, Yu Dian, et al.
Published: (2024) -
Image classification on a spiking neural network accelerator
by: Gao, Wenjia
Published: (2022)