Design and testing on novel non-imprinting SRAM
The security of data information is the most concemmg parameter for memory devices design contemporarily. Many protective actions or mechanisms are implemented to enhance the robustness of the memory against the externally unauthorised access. Tamper response apparatus is the most prevailing meas...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
2018
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/76075 |
| _version_ | 1811676905483534336 |
|---|---|
| author | Zheng, Zixian |
| author2 | Gwee Bah Hwee |
| author_facet | Gwee Bah Hwee Zheng, Zixian |
| author_sort | Zheng, Zixian |
| collection | NTU |
| description | The security of data information is the most concemmg parameter for memory
devices design contemporarily. Many protective actions or mechanisms are
implemented to enhance the robustness of the memory against the externally
unauthorised access. Tamper response apparatus is the most prevailing measure
which erases the whole stored data instantly in case of any detected threat. However,
due to the transistor's intrinsic electrical characteristics, all the memories especially
non-volatile memory like SRAM severely suffers from the imprinting effect and
leaves the high risk of data stolen. The conventional countermeasures are susceptible
to both physical and non-invasive attacks. In addition, high area consumption and
power overhead are also inevitable deficiencies of these designs.
Because SRAM are commonly used to store the sensitive, secret or confidential data
in practice, the novel 22-T SRAM architecture are introduced and tested in this thesis.
The designed SRAM effectuates bit flipping operation during stand-by mode
individually so as to balance the charge strength at each transistor's gate. Moreover,
the reset circuit is also included in cell structure in order to realize high speed erasure.
The lKB SRAM chip is operating at 1.2V supply voltage at 25°C and final
fabricated on GF 65nm technology. The details around the testing flow design are
also elaborated in this thesis. |
| first_indexed | 2024-10-01T02:28:54Z |
| format | Thesis |
| id | ntu-10356/76075 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T02:28:54Z |
| publishDate | 2018 |
| record_format | dspace |
| spelling | ntu-10356/760752023-07-04T15:41:29Z Design and testing on novel non-imprinting SRAM Zheng, Zixian Gwee Bah Hwee School of Electrical and Electronic Engineering Technical University of Munich DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits The security of data information is the most concemmg parameter for memory devices design contemporarily. Many protective actions or mechanisms are implemented to enhance the robustness of the memory against the externally unauthorised access. Tamper response apparatus is the most prevailing measure which erases the whole stored data instantly in case of any detected threat. However, due to the transistor's intrinsic electrical characteristics, all the memories especially non-volatile memory like SRAM severely suffers from the imprinting effect and leaves the high risk of data stolen. The conventional countermeasures are susceptible to both physical and non-invasive attacks. In addition, high area consumption and power overhead are also inevitable deficiencies of these designs. Because SRAM are commonly used to store the sensitive, secret or confidential data in practice, the novel 22-T SRAM architecture are introduced and tested in this thesis. The designed SRAM effectuates bit flipping operation during stand-by mode individually so as to balance the charge strength at each transistor's gate. Moreover, the reset circuit is also included in cell structure in order to realize high speed erasure. The lKB SRAM chip is operating at 1.2V supply voltage at 25°C and final fabricated on GF 65nm technology. The details around the testing flow design are also elaborated in this thesis. Master of Science (Integrated Circuit Design) 2018-10-22T14:00:12Z 2018-10-22T14:00:12Z 2018 Thesis http://hdl.handle.net/10356/76075 en 78 p. application/pdf |
| spellingShingle | DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Zheng, Zixian Design and testing on novel non-imprinting SRAM |
| title | Design and testing on novel non-imprinting SRAM |
| title_full | Design and testing on novel non-imprinting SRAM |
| title_fullStr | Design and testing on novel non-imprinting SRAM |
| title_full_unstemmed | Design and testing on novel non-imprinting SRAM |
| title_short | Design and testing on novel non-imprinting SRAM |
| title_sort | design and testing on novel non imprinting sram |
| topic | DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits |
| url | http://hdl.handle.net/10356/76075 |
| work_keys_str_mv | AT zhengzixian designandtestingonnovelnonimprintingsram |