Design and testing on novel non-imprinting SRAM
The security of data information is the most concemmg parameter for memory devices design contemporarily. Many protective actions or mechanisms are implemented to enhance the robustness of the memory against the externally unauthorised access. Tamper response apparatus is the most prevailing meas...
Main Author: | Zheng, Zixian |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76075 |
Similar Items
-
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013) -
A full custom design methodology for integrated circuit - SRAM
by: Chiu, Chun-Jen.
Published: (2012) -
Design of low-voltage low-power nano-scale SRAMs
by: Do, Anh Tuan
Published: (2011) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011) -
Low power design for SRAM
by: Chen, Jiahuan
Published: (2019)