Co-optimization of algorithm and hardware for energy and area efficient binary neural network
The main purpose of this project is to reduce the energy consumption of Neural Networks through a co-optimization of both the algorithm of a neural network and hardware development of the chip to run the neural networks on. The development of the chip aims to reduce energy consumption through the co...
Main Author: | Ng, Samuel Ming Ern |
---|---|
Other Authors: | Kim Bongjin |
Format: | Final Year Project (FYP) |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76302 |
Similar Items
-
Hardware and algorithm co-optimization for energy-efficient machine learning integrated circuits
by: Kim, Hyunjoon
Published: (2023) -
Stochastic computing system hardware design for convolutional neural networks optimized for accuracy area and energy efficiency
by: Abdellatef, Hamdan Usamah Hamdan
Published: (2023) -
Energy efficient software-hardware co-design of quantized recurrent convolutional neural network for continuous cardiac monitoring
by: Hu, Jinhai, et al.
Published: (2024) -
Training binary neural networks
by: Tham, Marcus Wei Jie
Published: (2022) -
Efficient shadow algorithms on graphics hardware
by: Chan, Eric, 1979-
Published: (2006)