Timing mismatch calibration circuit for high-speed time-interleaved ADC
Time-Interleaved Analog-to-Digital Converter (TIADC) is a technique used to achieve a higher conversion speed of analog input signal to a digital output signal. Despite having an excellent operating frequency, this technique suffers from timing mismatch problem of the multiple channels of Analog-to-...
主要作者: | Seow, Yue Han |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Final Year Project (FYP) |
语言: | English |
出版: |
2019
|
主题: | |
在线阅读: | http://hdl.handle.net/10356/77891 |
相似书籍
-
Timing mismatch calibration circuit for high-speed time-interleaved ADCs
由: Liu, Yifei
出版: (2018) -
Timing mismatch calibration for time- interleaved ADC
由: Tan, Clarice Wen Ying
出版: (2019) -
Digital timing mismatch detection and calibration for high-speed time interleaved ADC
由: Ho, Raymond
出版: (2020) -
Design of frequency-interleaved ADC with mismatch compensation
由: Qiu, L., et al.
出版: (2014) -
Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
由: Kumar, Daniel Prashanth
出版: (2015)