Design of ultra low power 1-bit full adder cell for logic devices
Technology has been continuously changing and semiconductors industry has been constantly evolving for past few decades [2]. We have been scaling down the sizes of the transistors in order to accommodate the maximum number of them onto a single chip. The scaling down has reached effectively to 5nm n...
Main Author: | Kumar, Abhishek |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Thesis |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/78904 |
Similar Items
-
Data-driven dynamic logic for low power adders and multipliers
by: Mahendiran Navasakthi
Published: (2018) -
Design and simulation of CMOS-based imprecise full adders
by: Wu, Chenxi
Published: (2015) -
An enhanced low-power high-speed adder for error-tolerant application
by: Zhu, Ning, et al.
Published: (2010) -
Low power CMOS parallel prefix adders
by: Yang, Shaochen
Published: (2013) -
Ultra low power asynchronous-logic quasi-delay-insensitive circuit design
by: Ho, Weng Geng
Published: (2016)