High-level synthesis algorithm for the design of reconfigurable constant multiplier
Multiplying a signal by a known constant is an essential operation in digital signal processing algorithms. In many application scenarios, an input or output signal is repeat...
Main Authors: | Chen, Jiajia, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/80022 http://hdl.handle.net/10220/6230 |
Similar Items
-
New design methodologies for low complexity fir filters and reconfigurable constant multipliers
by: Chen, Jiajia
Published: (2011) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010) -
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
by: He, Yajuan, et al.
Published: (2010) -
Tap delay-and-accumulate cost aware coefficient synthesis algorithm for the design of area-power efficient fir filters
by: Qiao, Rui, et al.
Published: (2019)