Arbiter PUF based FPGA chip identification and authentication methods with enhanced reliability and modeling attack resistance
The last 25 years have witnessed an exponential growth of the number of devices connected to the Internet of Things (IoT) from a million in 1992 to 20 billions in 2017. Despite IoT has become widespread, this concept is still not well-established due to several reasons such as lack of standards, sec...
Main Author: | Zalivaka, Siarhei S. |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81420 http://hdl.handle.net/10220/46622 |
Similar Items
-
Reliable and modeling attack resistant authentication of Arbiter PUF in FPGA implementation with trinary quadruple response
by: Zalivaka, Siarhei S., et al.
Published: (2020) -
Implementation of Efficient XOR Arbiter PUF on FPGA With Enhanced Uniqueness and Security
by: N. Nalla Anandakumar, et al.
Published: (2022-01-01) -
A low-power reliability enhanced arbiter physical unclonable function based on current starved multiplexers
by: Wang, Si, et al.
Published: (2020) -
RELIABILITY ENHANCEMENT METHOD FOR «ARBITER» PHYSICALLY UNCLONABLE FUNCTION
by: V. P. Klybik, et al.
Published: (2017-03-01) -
A modeling attack resistant deception technique for securing lightweight-PUF based authentication
by: Gu, Chongyan, et al.
Published: (2021)