Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the li...
| Główni autorzy: | , , , , |
|---|---|
| Kolejni autorzy: | |
| Format: | Journal Article |
| Język: | English |
| Wydane: |
2016
|
| Hasła przedmiotowe: | |
| Dostęp online: | https://hdl.handle.net/10356/82303 http://hdl.handle.net/10220/41177 |
| _version_ | 1826124404318273536 |
|---|---|
| author | Mao, Fubing Chen, Yi-Chung Zhang, Wei Li, Hai (Helen) He, Bingsheng |
| author2 | School of Computer Engineering |
| author_facet | School of Computer Engineering Mao, Fubing Chen, Yi-Chung Zhang, Wei Li, Hai (Helen) He, Bingsheng |
| author_sort | Mao, Fubing |
| collection | NTU |
| description | While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the library for design reuse to significantly save the design, verification time, and development cost. Previous work mainly focuses on modular floorplanning without module placement information. In this article, we propose a library-based placement and routing flow that best utilizes the pre-placed and routed modules from the library to significantly save the execution time while achieving the minimal area-delay product. The flow supports the static and reconfigurable modules at the same time. The modular information is represented in the B*-Tree structure, and the B*-Tree operations are amended together with Simulated Annealing to enable a fast search of the placement space. Different width-height ratios of the modules are exploited to achieve area-delay product optimization. Partial reconfiguration-aware routing using pin-to-wire abutment is proposed to connect the modules after placement. Our placer can reduce the compilation time by 65% on average with 17% area and 8.2% delay overhead compared with the fine-grained results of Versatile Place and Route through the reuse of module information in the library for the base architecture. For other architectures, the area increase ranges from 8.32% to 25.79%, the delay varies from − 13.66% to 19.79%, and the runtime improves by 43.31% to 77.2%. |
| first_indexed | 2024-10-01T06:20:05Z |
| format | Journal Article |
| id | ntu-10356/82303 |
| institution | Nanyang Technological University |
| language | English |
| last_indexed | 2024-10-01T06:20:05Z |
| publishDate | 2016 |
| record_format | dspace |
| spelling | ntu-10356/823032020-05-28T07:18:05Z Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration Mao, Fubing Chen, Yi-Chung Zhang, Wei Li, Hai (Helen) He, Bingsheng School of Computer Engineering Wire routing Software tools for EDA While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the library for design reuse to significantly save the design, verification time, and development cost. Previous work mainly focuses on modular floorplanning without module placement information. In this article, we propose a library-based placement and routing flow that best utilizes the pre-placed and routed modules from the library to significantly save the execution time while achieving the minimal area-delay product. The flow supports the static and reconfigurable modules at the same time. The modular information is represented in the B*-Tree structure, and the B*-Tree operations are amended together with Simulated Annealing to enable a fast search of the placement space. Different width-height ratios of the modules are exploited to achieve area-delay product optimization. Partial reconfiguration-aware routing using pin-to-wire abutment is proposed to connect the modules after placement. Our placer can reduce the compilation time by 65% on average with 17% area and 8.2% delay overhead compared with the fine-grained results of Versatile Place and Route through the reuse of module information in the library for the base architecture. For other architectures, the area increase ranges from 8.32% to 25.79%, the delay varies from − 13.66% to 19.79%, and the runtime improves by 43.31% to 77.2%. MOE (Min. of Education, S’pore) Accepted version 2016-08-26T03:07:46Z 2019-12-06T14:52:53Z 2016-08-26T03:07:46Z 2019-12-06T14:52:53Z 2015 Journal Article Mao, F., Chen, Y.-C., Zhang, W., Li, H., & He, B. (2016). Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration. ACM Transactions on Design Automation of Electronic Systems, 21(4), 1-26. 1084-4309 https://hdl.handle.net/10356/82303 http://hdl.handle.net/10220/41177 10.1145/2901295 en ACM Transactions on Design Automation of Electronic Systems © 2015 ACM. This is the author created version of a work that has been peer reviewed and accepted for publication by ACM Transactions on Design Automation of Electronic Systems, ACM. It incorporates referee’s comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: http://dx.doi.org/10.1145/2901295. 25 p. application/pdf |
| spellingShingle | Wire routing Software tools for EDA Mao, Fubing Chen, Yi-Chung Zhang, Wei Li, Hai (Helen) He, Bingsheng Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title | Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title_full | Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title_fullStr | Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title_full_unstemmed | Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title_short | Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration |
| title_sort | library based placement and routing in fpgas with support of partial reconfiguration |
| topic | Wire routing Software tools for EDA |
| url | https://hdl.handle.net/10356/82303 http://hdl.handle.net/10220/41177 |
| work_keys_str_mv | AT maofubing librarybasedplacementandroutinginfpgaswithsupportofpartialreconfiguration AT chenyichung librarybasedplacementandroutinginfpgaswithsupportofpartialreconfiguration AT zhangwei librarybasedplacementandroutinginfpgaswithsupportofpartialreconfiguration AT lihaihelen librarybasedplacementandroutinginfpgaswithsupportofpartialreconfiguration AT hebingsheng librarybasedplacementandroutinginfpgaswithsupportofpartialreconfiguration |