Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the li...
Main Authors: | Mao, Fubing, Chen, Yi-Chung, Zhang, Wei, Li, Hai (Helen), He, Bingsheng |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/82303 http://hdl.handle.net/10220/41177 |
Similar Items
-
FEINT: Automated Framework for Efficient INsertion of Templates/Trojans into FPGAs
by: Virinchi Roy Surabhi, et al.
Published: (2024-07-01) -
Design automation flow for partial run-time reconfiguration on FPGAs
by: Mao, Fubing
Published: (2017) -
Partial Reconfiguration of FPGAs : Architectures, Tools and Applications /
by: Koch, Dirk, author
Published: (♭201) -
Engineering wired network performance enhancement in a route redistributed simulation based systems
by: Aniekan Ikpe, et al.
Published: (2024-03-01) -
Partially optimal routing
by: Caballero, Ricardo J., et al.
Published: (2011)