Opportunistic design margining for area and power efficient processor pipelines in real time applications
The semiconductor industry is strategically focusing on automotive markets, and significant investment is targeted to addressing these markets. Runtime better-than-worst-case designs like Razor lead to massive timing errors upon breaching the critical operating point and have significant area overhe...
Main Authors: | Jayakrishnan, Mini, Chang, Alan, Kim, Tony Tae-Hyoung |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Journal Article |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/86547 http://hdl.handle.net/10220/45295 |
Similar Items
-
Opportunistic Design Margining for Area and Power Efficient Processor Pipelines in Real Time Applications
by: Mini Jayakrishnan, et al.
Published: (2018-03-01) -
Power and Area Efficient Clock Stretching and Critical Path Reshaping for Error Resilience
by: Mini Jayakrishnan, et al.
Published: (2019-01-01) -
Power and area efficient clock stretching and critical path reshaping for error resilience
by: Jayakrishnan, Mini, et al.
Published: (2019) -
Optimal Allocation of BESS to Maximize Efficiency Under Constrained SOC in Parallel Inverter-Based Scaled-Up Slack Bus
by: Soo Hyoung Lee
Published: (2023-01-01) -
Slack Resources and Export Intensity: New Empirical Evidence from Vietnam
by: Thi Thanh Binh Dinh, et al.
Published: (2023-02-01)