In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
Phase-locked loops (PLLs) have been successfully used as frequency synthesizers for decades in complementary metal–oxide–semiconductor (CMOS) transceivers for wireless communications. However, modern developments in communications require PLLs with wider loop bandwidth and lower in-band phase noise....
Main Author: | Liang, Zhipeng |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/89075 http://hdl.handle.net/10220/46111 |
Similar Items
-
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009) -
Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008) -
Phase-Locked loops engineering handbook for integrated circuits /
by: 283075 Goldman, Stanley J.
Published: (2007) -
Voltage-Controlled Oscillator (VCO) design used in Phased-Locked Loops (PLLs) based on CMOS process
by: Teuu, Chian Hin.
Published: (2008)